View IS24C128_16556.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

IS24C128
131,072-bit 2-WIRE SERIAL CMOS EEPROM
ISSI
DESCRIPTION
(R)
PRELIMINARY INFORMATION MARCH 2003
FEATURES
* Organization: - 16K-bit x 8-bit * 64-Byte Page Write Buffer * Two-Wire Serial Interface - Bi-directional data transfer protocol * Low Power CMOS Technology - Active Current less than 2 mA (5V) - Standby Current less than 5 A (5V) - Standby Current less than 2 A (2.5V) * Low Voltage Operation - IS24C128-2: Vcc = 1.8V to 5.5V - IS24C128-3: Vcc = 2.5V to 5.5V * 400 KHz (I2C Protocol) Compatibility * Hardware Data Protection - Write Protect pin * Sequential Read Feature * Filtered Inputs for Noise Suppression * Self time Write cycle with auto clear - 5 ms @ 2.5V * High Reliability - Endurance: 100,000 Cycles - Data Retention: 40 Years * Commercial and Industrial temperature ranges * 8-pin PDIP, 8-pin SOIC, and 14-pin TSSOP
The IS24C128 is an electrically erasable PROM device that uses the standard 2-wire interface for communications. The IS24C128 contains a memory array of 128K-bits (16,384 x 8), and is further subdivided into 256 pages of 64 bytes each for pagewrite mode. This EEPROM is offered in wide operating voltages of 1.8V to 5.5V (IS24C128-2) and 2.5V to 5.5V (IS24C128-3) to be compatible with most application voltages. ISSI designed the IS24C128 to be a low-cost and low-power 2-wire EEPROM solution. The devices are packaged in 8-pin PDIP, 8-pin SOIC, and 14-pin TSSOP. The IS24C128 maintains compatibility with the popular 2-wire bus protocol, so it is easy to design into applications implementing this bus type. The simple bus consists of the Serial Clock wire (SCL) and the Serial Data wire (SDA). Using the bus, a Master device such as a microcontroller is usually connected to one or more Slave devices such as the IS24C128. The bit stream over the SDA line includes a series of bytes, which identifies a particular Slave device, an instruction, an address within that Slave device, and a series of data, if appropriate. The IS24C128 has a Write Protect pin (WP) to allow blocking of any write instruction transmitted over the bus.
Copyright (c) 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00B 03/11/03
1
IS24C128
ISSI
(R)
FUNCTIONAL BLOCK DIAGRAM
Vcc
HIGH VOLTAGE GENERATOR, TIMING & CONTROL
SDA WP SLAVE ADDRESS REGISTER & COMPARATOR A0 A1 NC WORD ADDRESS COUNTER
X DECODER
SCL
CONTROL LOGIC
EEPROM ARRAY
Y DECODER
GND nMOS
ACK
Clock DI/O
>
DATA REGISTER
2
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00B 03/11/03
IS24C128
ISSI
14-pin TSSOP
(R)
PIN CONFIGURATION 8-Pin DIP and SOIC
A0
A0 A1 NC GND
1 2 3 4
8 7 6 5
VCC WP SCL SDA
A1 NC NC NC NC GND
1 2 3 4 5 6 7
14 13 12 11 10 9 8
VCC WP NC NC NC SCL SDA
PIN DESCRIPTIONS
A0-A1 SDA SCL WP Vcc NC GND Address Inputs Serial Address/Data I/O Serial Clock Input Write Protect Input Power Supply No Connect Ground drain output and can be wire Or'ed with other open drain or open collector outputs. The SDA bus requires a pullup resistor to Vcc.
A0, A1
The A0, and A1 are the device address inputs that are hardwired or left not connected for hardware compatibility with the 24C32/64. When pins are hardwired, as many as four 128K devices may be addressed on a single bus system. When the pins are not hardwired, the default A0 and A1 are zero.
SCL
This input clock pin is used to synchronize the data transfer to and from the device.
WP
WP is the Write Protect pin. If the WP pin is tied to Vcc the entire array becomes Write Protected (Read only). When WP is tied to GND or left floating, normal read/write operations are allowed to the device.
SDA
The SDA is a Bi-directional pin used to transfer addresses and data into and out of the device. The SDA pin is an open
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 03/11/03
3
IS24C128
DEVICE OPERATION
The IS24C128 features a serial communication and supports a bi-directional 2-wire bus transmission protocol.
ISSI
Standby Mode
(R)
2-WIRE BUS
The two-wire bus is defined as a Serial Data line (SDA), and a Serial Clock line (SCL). The protocol defines any device that sends data onto the SDA bus as a transmitter, and the receiving devices as a receiver. The bus is controlled by Master device which generates the SCL, controls the bus access and generates the Stop and Start conditions. The IS24C128 is the Slave device on the bus.
Power consumption in reduced in standby mode. The IS24C128 will enter standby mode: a) At Power-up, and remain in it until SCL or SDA toggles; b) Following the Stop signal if no write operation is initiated; or c) Following any internal write operation
DEVICE ADDRESSING
The Master begins a transmission by sending a Start condition. The Master then sends the address of the particular Slave devices it is requesting. The Slave (Fig. 5) address is 8 bits. The four most significant bits of the address are fixed as 1010 for the IS24C128. This device has two address bits (A1 and A0), which allows up to four IS24C128 devices to share the 2-wire bus. Upon receiving the Slave address, the device compares the two address bits with the hardwired A1 and A0 input pins to determine if it is the appropriate Slave. If the A1 and A0 pins are not biased to High nor Low, then internal circuitry defaults the value to Low. The last bit of the Slave address specifies whether a Read or Write operation is to be performed. When this bit is set to 1, a Read operation is selected, and when set to 0, a Write operation is selected. After the Master transmits the Start condition and Slave address byte (Fig. 5), the appropriate 2-wire Slave (eg. IS24C128) will respond with ACK on the SDA line. The Slave will pull down the SDA on the ninth clock cycle, signaling that it received the eight bits of data. The selected IS24C128 then prepares for a Read or Write operation by monitoring the bus.
The Bus Protocol:
- Data transfer may be initiated only when the bus is not busy - During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a Start or Stop condition. The state of the data line represents valid data after a Start condition. The data line must be stable for the duration of the High period of the clock signal. The data on the SDA line may be changed during the Low period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a Start condition and terminated with a Stop condition.
Start Condition
The Start condition precedes all commands to the device and is defined as a High to Low transition of SDA when SCL is High. The IS24C128 monitors the SDA and SCL lines and will not respond until the Start condition is met.
Stop Condition
The Stop condition is defined as a Low to High transition of SDA when SCL is High. All operations must end with a Stop condition.
WRITE OPERATION Byte Write
In the Byte Write mode, the Master device sends the Start condition and the Slave address information (with the R/ W set to Zero) to the Slave device. After the Slave generates an ACK, the Master sends two byte addresses that are to be written into the address pointer of the IS24C128. After receiving another ACK from the Slave, the Master device transmits the data byte to be written into the address memory location. The IS24C128 acknowledges once more and the Master generates the Stop condition, at which time the device begins its internal programming cycle. While this internal cycle is in progress, the device will not respond to any request from the Master device.
Acknowledge (ACK)
After a successful data transfer, each receiving device is required to generate an ACK. The Acknowledging device pulls down the SDA line.
Reset
The IS24C128 contains a reset function in case the 2wire bus transmission is accidentally interrupted (eg. a power loss), or needs to be terminated mid-stream. The reset is caused when the Master device creates a Start condition. To do this, it may be necessary for the Master device to monitor the SDA line while cycling the SCL up to nine times. (For each clock signal transition to High, the Master checks for a High level on SDA.) 4
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00B 03/11/03
IS24C128
Page Write
The IS24C128 is capable of 64-byte Page-Write operation. A Page-Write is initiated in the same manner as a Byte Write, but instead of terminating the internal Write cycle after the first data word is transferred, the Master device can transmit up to 63 more bytes. After the receipt of each data word, the IS24C128 responds immediately with an ACK on SDA line, and the six lower order data word address bits are internally incremented by one, while the higher order bits of the data word address remain constant. If the Master device should transmit more than 64 words, prior to issuing the Stop condition, the address counter will "roll over," and the previously written data will be overwritten. Once all 64 bytes are received and the Stop condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the IS24C128 in a single Write cycle. All inputs are disabled until completion of the internal Write cycle.
ISSI
Random Address Read
(R)
Selective Read operations allow the Master device to select at random any memory location for a Read operation. The Master device first performs a 'dummy' Write operation by sending the Start condition, Slave address and word address of the location it wishes to read. After the IS24C128 acknowledges the word address, the Master device resends the Start condition and the Slave address, this time with the R/W bit set to one. The IS24C128 then responds with its ACK and sends the data requested. The Master device does not send an ACK but will generate a Stop condition. (Refer to Figure 9. Random Address Read Diagram.)
Sequential Read
Sequential Reads can be initiated as either a Current Address Read or Random Address Read. After the IS24C128 sends initial byte sequence, the Master device now responds with an ACK indicating it requires additional data from the IS24C128. The IS24C128 continues to output data for each ACK received. The Master device terminates the sequential Read operation by pulling SDA High (no ACK) indicating the last data word to be read, followed by a Stop condition. The data output is sequential, with the data from address n followed by the data from address n+1, ... etc. The address counter increments by one automatically, allowing the entire memory contents to be serially read during sequential Read operation. When the memory address boundary 16383 is reached, the address counter "rolls over" to address 0, and the IS24C128 continues to output data for each ACK received. (Refer to Figure 10. Sequential Read Operation Starting with a Random Address Read Diagram.)
Acknowledge (ACK) Polling
The disabling of the inputs can be used to take advantage of the typical Write cycle time. Once the Stop condition is issued to indicate the end of the host's Write operation, the IS24C128 initiates the internal Write cycle. ACK polling can be initiated immediately. This involves issuing the Start condition followed by the Slave address for a Write operation. If the IS24C128 is still busy with the Write operation, no ACK will be returned. If the IS24C128 has completed the Write operation, an ACK will be returned and the host can then proceed with the next Read or Write operation.
READ OPERATION
Read operations are initiated in the same manner as Write operations, except that the (R/W) bit of the Slave address is set to "1". There are three Read operation options: current address read, random address read and sequential read.
Current Address Read
The IS24C128 contains an internal address counter which maintains the address of the last byte accessed, incremented by one. For example, if the previous operation is either a Read or Write operation addressed to the address location n, the internal address counter would increment to address location n+1. When the IS24C128 receives the Device Addressing Byte with a Read operation (R/W bit set to "1"), it will respond an ACK and transmit the 8-bit data word stored at address location n+1. The Master should not acknowledge the transfer but should generate a Stop condition so the IS24C128 discontinues transmission. If 'n' is the last byte of the memory, then the data from location '0' will be transmitted. (Refer to Figure 8. Current Address Read Diagram.)
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 03/11/03
5
IS24C128
ISSI
Vcc
(R)
Figure 1. Typical System Bus Configuration
SDA SCL
Master Transmitter/ Receiver
IS24C128
Figure 2. Output Acknowledge
SCL from Master
1
8
9
Data Output from Transmitter
tAA tAA
Data Output from Receiver
ACK
Figure 3. Start and Stop Conditions
STOP Condition
SDA
START Condition
SCL
6
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00B 03/11/03
IS24C128
ISSI
Data Change
(R)
Figure 4. Data Validity Protocol
SCL
Data Stable Data Stable
SDA
Figure 5. Slave Address
BIT
7
6
5
4
3
2
1
0
1
0
1
0
0
A1
A0
R/W
Figure 6. Byte Write
S T A R T W R I T E S T O P A C K
Device Address
SDA Bus Activity
M S B
Word Address Word Address A A A C** C C K K K L M S * = Don't care bits S B B R/W
Data
Figure 7. Page Write
S T A R T W R I T E S T O P A C K
Device Address
SDA Bus Activity
Word Address (n) Word Address (n) A A A C C** C K K K * = Don't care bits
Data (n) A C K
Data (n+1) A C K
Data (n+63)
M S B
L S B R/W
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 03/11/03
7
IS24C128
ISSI
S T A R T SDA Bus Activity M S B L S B R/W R E A D A C K N O A C K S T O P
(R)
Figure 8. Current Address Read
Device Address
Data
Figure 9. Random Address Read
S T A R T SDA Bus Activity M S B W R I T E S T A R T A C K
Device Address
Word Address (n) A C* * K A C K
Word Address (n)
Device Address
R E A D A C K
Data n
S T O P
L S B R/W DUMMY WRITE
N O * = Don't care bits A C K
Figure 10. Sequential Read
R E A D A C K S T O P
Device Address SDA Bus Activity
Data Byte n A C K
Data Byte n+1 A C K
Data Byte n+2 A C K
Data Byte n+X
N O R/W A C K
8
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00B 03/11/03
IS24C128
ISSI
Value +0.5 to +6.25 -0.5 to Vcc +0.5 -40 to +85 -65 to +150 5 Unit V V C C mA
(R)
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VS VP TBIAS TSTG IOUT Parameter Supply Voltage Voltage on Any Pin Temperature Under Bias Storage Temperature Output Current
Notes: 1. Stresses violating the conditions listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device outside these conditions or those indicated in the operational sections of this specification is not implied. Exposure to these conditions for extended periods may affect reliability.
OPERATING RANGE (IS24C128-2)
Range Commercial Industrial Ambient Temperature 0C to +70C -40C to +85C VCC 1.8V to 5.5V 1.8V to 5.5V
OPERATING RANGE (IS24C128-3)
Range Commercial Industrial Ambient Temperature 0C to +70C -40C to +85C VCC 2.5V to 5.5V 2.5V to 5.5V
CAPACITANCE(1,2)
Symbol CIN COUT Parameter Input Capacitance Output Capacitance Conditions VIN = 0V VOUT = 0V Max. 6 8 Unit pF pF
Notes: 1. Tested initially and after any design or process changes that may affect these parameters. 2. Test conditions: TA = 25C, f = 1 MHz, Vcc = 5.0V.
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 03/11/03
9
IS24C128
DC ELECTRICAL CHARACTERISTICS Commercial (TA = 0OC to +70OC) Industrial (TA = -40OC to +85OC)
Symbol VOL1 VOL2 VIH VIL ILI ILO Parameter Output Low Voltage Output Low Voltage Input High Voltage Input Low Voltage Input Leakage Current Output Leakage Current Test Conditions VCC = 1.8V, IOL = 0.15 mA VCC = 2.5V, IOL = 1.0 mA
ISSI
Min. Max. -- 0.2 -- 0.4 VCC X 0.7 VCC + 0.5 -1.0 VCC X 0.3 -- 3 -- 3
(R)
VIN = VCC max.
Unit V V V V A A
Notes: VIL min and VIH max are reference only and are not tested.
POWER SUPPLY CHARACTERISTICS Commercial (TA = 0OC to +70OC) Industrial (TA = -40OC to +85OC)
Symbol Parameter ICC1 Vcc Operating Current ICC2 ISB1 ISB2 Vcc Operating Current Standby Current Standby Current Test Conditions Read at 100 KHz (Vcc = 5V) Write at 100 KHz (Vcc = 5V) Vcc = 1.8V, Vcc = 2.5V Vcc = 5.0V Min. -- -- -- -- Max. 2.0 3.0 2 5 Unit mA mA A A
AC ELECTRICAL CHARACTERISTICS Commercial (TA = 0OC to +70OC) Industrial (TA = -40OC to +85OC)
Symbol fSCL T tLow tHigh tBUF tSU:STA tSU:STO tHD:STA tHD:STO tSU:DAT tHD:DAT tSU:WP tHD:WP tDH tAA tR tF tWR Parameter SCL Clock Frequency Noise Suppression Time(1) Clock Low Period Clock High Period Bus Free Time Before New Transmission(1) Start Condition Setup Time Stop Condition Setup Time Start Condition Hold Time Stop Condition Hold Time Data In Setup Time Data In Hold Time WP pin Setup Time WP pin Hold Time Data Out Hold Time (SCL Low to SDA Data Out Change) Clock to Output (SCL Low to SDA Data Out Valid) SCL and SDA Rise Time(1) SCL and SDA Fall Time(1) Write Cycle Time 1.8V Min. Max. 0 100 -- 100 4.7 -- 4 -- 4.7 -- 4.7 -- 4.7 -- 4 -- 4 -- 200 -- 0 -- 4 -- 4.7 -- 200 -- 200 3500 -- 1000 -- 300 -- 10 2.5V Min. Max. 0 400 -- 50 1.3 -- 0.6 -- 1.2 -- 0.6 -- 0.6 -- 0.6 -- 0.6 -- 100 -- 0 -- 0.6 -- 1.3 -- 200 -- 200 900 -- 300 -- 300 -- 5 5.0V(1,2) Min. Max. 0 1000 -- 50 0.6 -- 0.4 -- 0.5 -- 0.25 -- 0.25 -- 0.25 -- 0.6 -- 100 -- 0 -- 0.6 -- 1.3 -- 200 -- 200 550 -- 300 -- 300 -- 5 Unit KHz ns s s s s s s s ns ns s s ns ns ns ns ms
Note: 1. This parameter is characterized but not 100% tested. 2. Preliminary only.
10
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00B 03/11/03
IS24C128
ISSI
(R)
AC WAVEFORMS Figure 11. Bus Timing
tR
tF
tHIGH
tLOW
tSU:STO
SCL
tSU:STA tHD:STA tHD:DAT tSU:DAT tBUF
SDAIN
tAA
tDH
SDAOUT
tSU:WP
tHD:WP
WP
Figure 12. Write Cycle Timing
SCL
SDA
8th BIT WORD n
ACK
tWR
STOP Condition START Condition
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 03/11/03
11
IS24C128
ISSI
Voltage Range 2.5V to 5.5V
(R)
ORDERING INFORMATION Commercial Range: 0C to +70C
Frequency 400 KHz Part Number IS24C128-3P IS24C128-3G IS24C128-3Z Package 300-mil Plastic DIP (8-pin) Small Outline (JEDEC STD) (8-pin) TSSOP (14-pin)
Industrial Range: -40C to +85C
Frequency 400 KHz Voltage Range 2.5V to 5.5V Part Number IS24C128-3PI IS24C128-3GI IS24C128-3ZI Package 300-mil Plastic DIP (8-pin) Small Outline (JEDEC STD) (8-pin) TSSOP (14-pin)
ISSI
Integrated Silicon Solution, Inc.
2231 Lawson Lane Santa Clara, CA 95054
12
(R)
Tel: 1-800-379-4774 Fax: (408) 588-0806 E-mail: sales@issi.com www.issi.com
PRELIMINARY INFORMATION Rev. 00B 03/11/03
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774

▲Up To Search▲

Price & Availability of IS24C128

	To Download IS24C128 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .